Active Electrodes with in built read out circuitry in progressive increase are being executed in wearable healthcare and lifestyle applications due to AE's robustness to environmental interference. An AE locally amplifies and buffers µV-level EEG signals before driving any cabling. The low output impedance of an AE alleviate cable motion artifacts thus enabling the use of high-impedance dry electrodes for greater user comfort. However, developing a wearable EEG system, with medical grade signal quality on noise, electrode offset tolerance, common-mode rejection ratio (CMRR), input impedance and power dissipation, remains a challenging task. This paper reviews state-of-the-art bio-amplifier architectures and low-power analog circuits design techniques intended for wearable EEG acquisition, with a special focus on AE system interfaced with dry electrodes.
INTRODUCTION
Today, miniature and low-power medical sensors can be easily integrated into various accessories that continuously sense, process and transfer people's physiological information during their daily life activities. By reducing the need for manual intervention and by lowering the cost, these medical devices are being widely used in personal healthcare and home diagnostics, such as wellness and health monitoring, home rehabilitation, and the early detection of brain disorders [1] [2] . Electroencephalography (EEG) is one of the most important methods to monitor the electrical behaviors of the brain and to evaluate brain disorders. In recent years, the growing need for continuous and comfortable brain activities monitoring have promoted the development of wearable EEG devices for both clinical and non-clinical applications [3]- [5] , from deep sleep monitoring, epileptic seizure detection, mental state analysis, to Dry electrodes solve this problem by eliminating the need for gel, which in turn enables a faster setup time and greater user comfort, but the tradeoff is electrode-skin impedance.
Recent advances in biomedical technologies, integrated circuits (ICs), sensors and data analysis techniques havegaming, sports, and military use. However, a remaining issue of standard EEG devices is their dependence on gel electrodes, e.g. wet electrodes, which can improve reliability and signal integrity at the expense of inconvenience and discomfort. Moreover, gel will eventually dry out, resulting in degraded recording quality and the need for electrode replacement. These drawbacks prevent wet electrodes being used for long-term and continuous EEG monitoring, especially when a large number of electrodes are placed on scalp.
An electrode with a co-integrated amplifier ( Fig. 1 ), i.e. an Active Electrode (AE), reduces noise pickup by minimizing the routing between the electrode and the amplifier. Furthermore, the amplifier's low output impedance mitigates cable motion artifacts, thus eliminating the use of shielded cables for low cost [7] . On the other hand, an AE based system typically require more wires (e.g. power supply and reference) compared to a conventional EEG readout circuity, especially when additional functions (e.g. impedance measurement) are integrated in AEs.
II. ELECTRODE-TISSUE INTERFACE
Biopotential electrodes convert ionic physiological signals to electrical signals. As the first component of signal acquisition chain, the characteristics of electrode-tissue interface can be a system performance limiting factor. Practical concerns for electrodes are materials, polarization voltage, electrode-tissue impedance (Fig. 2) , and user comfort. The concepts and materials of biopotential electrodes highly depend on their applications.Body surface electrodes for wearables can be grouped into the following categories [8] : metal-plate electrodes (long-term), disposable foam-pad electrodes (low cost), metallic suction electrodes (no strap), floating electrodes (minimize motion artifacts), flexible electrode (comfortable), and internal needle electrode (subdermal). For wearable scalp EEG measurement, flexible metal/polymer electrodes with pins sliding through hair are the most popular form factors for high-quality scalp contact. The concepts and materials of biopotential electrodes highly depend on their applications. Body surface electrodes for wearables can be grouped into the following categories [8] : metal-plate electrodes (long-term), disposable foam-pad electrodes (low cost), metallic suction electrodes (no strap), floating electrodes (minimize motion artifacts), flexible electrode (comfortable), and internal needle electrode (subdermal). For wearable scalp EEG measurement, flexible metal/polymer electrodes with pins sliding through hair are the most popular form factors for high-quality scalp contact. Regarding to the electrode materials, gold (Au), platinum, silver chloride (AgCl) and sintered Ag/AgCl are common used. Gold and platinum electrodes are expensive, but are robust and easy to maintain.
III. PERFORMANCE CRITERIA OF AE READOUT CIRCUITRY
AE-based wearable EEG systems should be designed to meet the following requirements compliant with medical standards, which impose constraints on the electrical performance of an AE system in terms of its noise, input impedance, electrode offset tolerance, common-mode rejection ratio (CMRR), power dissipation etc. (Table I ). The following sections will discuss major specifications and challenges in detail. Noise According to the IEC standard [19], an EEG system should exhibit the maximum input-referred noise of 6µVpp to detect µV-level EEG signals. This nominal peak-to-peak noise can be converted to the root mean square (rms) noise by dividing a factor of 6.6 [22] , resulting in an integrated noise of 0.91µVrms. As a result, state-of-the-art bio-amplifiers usually target for an input-referred noise of <1µVrms in a 0.5Hz to 100Hz bandwidth. Furthermore, their 1/f noise is typically mitigated by dynamic circuit techniques (see section V.B).
AE AMPLIFIER ARCHITECTURES
In an AE-based EEG system, the choice of either a buffer or an instrumentation amplifier (IA) is an important architectural decision. This is because the selected architecture has a major impact on the system specifications, e.g. input dynamic range, power budget, noise performance, cabling requirements, etc.
Analog Buffers
An analog buffer, i.e. a voltage follower, is the most popular architecture as an AE because of balanced analog performance, e.g. high input impedance, low output impedance and low gain variation. Furthermore, a buffer only requires 3 wires (Vdd, Vss and Vout) connected to a backend processor. Novel buffers have been invented towards higher input impedance and fewer wires. In [23], ultra-high input impedance (60fF//5TΩ) is achieved via using an impedance bootstrapping technique. In [24] , an output current driver enables the buffer's analog output to be shared with negative supply via a single wire, at the cost of ½ output dynamic range ( Fig. 4a) . A similar principle is presented in [25] , where the analog output is combined with the buffer's positive supply; however, to maintain a large output dynamic range, the buffer is powered by a 5V supply voltage ( Fig. 4b ).
An analog buffer also facilitates the use of active shielding [26], a well-known technique to reduce the interference coupled to the inner lead wire. Active shielding is realized by driving a shield mesh wrapped around the inner lead wire to insulate biopotential signals from the external interference. The driving signal which is fed back to the shield mesh should be the same as input biopotential signal but in a low-impedance manner. An analog buffer is an ideal solution for low-power active shielding, because its low-impedance output can drive the shield mesh directly.
AC-coupled inverting amplifiers with capacitive feedback [27]
address both issues, thus being widely used in wearable and implantable medical instruments [28] [29] . An AE built with a capacitively coupled inverting amplifier [30] is shown in Fig. 6 . This AE exhibits balanced analog performance, e.g. low noise of 0.8µVrms, rail-to-rail electrode offset tolerance, low power dissipation of 20µW. To realize a cutoff frequency <0.5Hz, a large resistor of a few tens of GΩ is required. To avoid the need for an external component, an on-chip pseudoresistor [27] was implemented (see Section III.C), at the cost of nonlinearity and inaccuracy of the resistance.
The power of a capacitively coupled inverting amplifier can be further reduced by optimizing its core amplifier [31]- [33] . Apart from the general guidelines of low-power amplifiers (see Section V.A), a state-of-the-art bio-amplifier [34] achieves low noise of 0.34µVrms with only 1.17µW power, corresponding to a noise-efficiency-factor (NEF) of 1.74. Such a power-efficient design is realized by combining a localized low supply voltage of 0.6V together with an inverter-based current reuse technique A remaining challenge of a capacitively coupled amplifier is its parameter tradeoff between input impedance and noise [35] , both are related to the input coupling capacitor C1.
Non-Inverting Amplifiers
Non-inverting amplifiers have higher input impedance than inverting amplifiers, so AEs implemented with noninverting amplifiers using resistive feedback (Fig. 7a ) were proposed in [36] [37] . The input resistor (R1) is a primary noise contributor, and so it is typically in the order of a few kΩ. However, such a low resistance then increases the amplifier's load and power dissipation. Alternatively, non-inverting amplifiers can utilize capacitive feedback [38] (Fig. 7b) to mitigate resistor noise. This amplifier architecture can tolerate ±300mV electrode offset because their DC gain are always unity regardless of AC gain. The residual offset can be compensated with the help of a so-called DC servo loop (DSL), which tracks and attempts to null the output offset by negative feedback (see Section V.C)
DC-Coupled Amplifiers
The AC-coupled amplifiers described above not only reject electrode offset, but also block very low frequency signals and induce distortion. AC-coupled amplifiers can therefore not be used to measure slow cortical potentials (SCP) [39], where extremely low frequency (<1Hz) surface voltage is monitored for various cognitive tasks (e.g., language) and sensory-motor tasks (e.g., motor preparation and expectation) [40] .
A DC-coupled amplifier (Fig. 8 ) would preserve these low frequency signals, but its gain would be limited by a large dynamic range (>90dB) determined by electrode offset and µV EEG signals. In addition, A high-resolution ADC (>16 bit) is typically required to meet the noise specifications [41], leading to significant power dissipation in a multichannel system [ An alternative DC-coupled amplifier, namely "functionally" DC-coupled amplifier [49] [50], can combine the advantages of both AC-coupled and DC-coupled amplifiers, i.e. very large electrode offsets tolerance (±350mV) at low power (<1µW) while still remaining DC-coupled. This is accomplished by utilizing a DC-servo loop based on voltageto-voltage feedback ( Fig. 9) , which tracks the offset at the amplifier's output and cancels it by driving the inverting input of the amplifier. As a result, the AC-coupled EEG signals are available at the amplifier's output, while the DC and extremely low frequency signals are available at the output of the DC-servo loop with unity gain.
Although the DC servo loops can also be implemented with a voltage-to-current feedback [35] [43][48], however, this suffers from a performance tradeoff between electrode offset tolerance and power (see section V.C), which limits the offset tolerance to roughly 50mV.
IV. CIRCUIT DESIGN TECHNIQUES
Although numerous amplifier architectures have been used as AEs, they all involve various performance tradeoffs and so no ideal architecture has yet emerged. Zooming in from system level to circuit level, this section reviews various circuit design techniques to improve the AE-specific specifications listed in section III.
Power Reduction
At the system level, a major drawback of a buffer-based AE system is its low noise-to-power efficiency. A low-noise buffer is power hungry, and it only performs impedance conversion without providing any voltage gain. As a result, the next stage ( Fig. 3) has to overcome the same challenges of noise and electrode offset tolerance, reducing system's power efficiency. Alternatively, to improve the noise-to-power efficiency, an AE can be implemented as an instrumentation amplifier, of which the voltage gain relaxes the noise requirement of the succeeding stage [30]. However, using two amplifiers (as one EEG channel) poses a different challenge in terms of CMRR degradation due to their gain mismatch. At the circuit level, the AE's noise specification drives the overall power budget. A conventional amplifier has to increase the amount of power to reduce the thermal noise. However, novel circuit techniques can achieve the same target with low power. Current reuse [33], e.g. by using an inverter-based input transistors consisting of seriesconnected NMOS and PMOS (Fig. 11 ), doubles the input transconductance without adding any tail current, but at the expense of ½ input dynamic range. State-of-the-art capacitively coupled bio-amplifiers employing similar techniques achieve low noise-efficient factors (NEFs) of 1.74 [34] and 2.1 [51] by further reducing the supply voltage of the first stage ( Fig. 11 ). Both designs exploit the fact that the amplifier's inputs (vn, vp) are at virtual ground and so the core
Noise Reduction
Apart from thermal noise, 1/f noise (flicker noise) is usually the dominant noise source of a bio-amplifier because the noise bandwidth can be a few kHz. Conventionally, 1/f noise can be reduced by enlarging the size of the input transistors, but using extremely large transistors not only takes up more space but also reduces input impedance by adding parasitic capacitances.
Alternatively, dynamic circuit techniques can mitigate the amplifier's 1/f noise and intrinsic offset in a power-and areaefficient manner. Two well-known dynamic techniques include auto-zeroing (AZ) and chopping ( Fig. 12) [52]. AZ operates in two phases. Noise and offset are sampled and stored in the first phase, and so they will be compensated in the second phase. Drawback of AZ is that high frequency noise is folded back and distributed over the bandwidth of fs/2 (Fig. 13a ). Chopping operates continuously by periodically swapping the amplifier's inputs, which modulates the 1/f noise and offset to a chopping frequency fc, thus no noise folding exists (Fig. 13b ). (Fig. 14b ). This chopper scheme ensures rail-to-rail electrode offset tolerance, but it suffers from 1/f 2 noise (Fig.  15) The common problem of these amplifiers is that chopping was always performed at very high-impedance node (in GΩ range).
CHOPPERS HAVE BEEN IMPLEMENTED AT DIFFERENT LOCATIONS

. Electrode Offset Compensation
AC-coupling via capacitor is the most obvious way to enable electrode offset rejection. However, large capacitors of at least a few tens of pF hinder area efficiency. A DC-servo loop (DSL), i.e. a feedback loop with low-pass filter (<0.5Hz) characteristic, can compensate electrode offset as well. A DC-servo loop can be implemented via either a current feedback (Fig. 16a ), or a voltage feedback (Fig. 16b ). A common challenge of a DSL is to implement a sub-Hertz cutoff frequency.
IN
State-of-the-art amplifiers emulate an on-chip GΩ-range resistor as follows ( Fig. 17) A DSL can also be implemented with calibration for coarse offset compensation, where a digital-to-analog converter (DAC) periodically compensates electrode offset with digital codes as input. The digital codes controlling the DAC can be generated differently. In [60], a coarse offset compensation was presented, where the amplifier's output baseline is regulated between two predefined threshold voltages by using a current steer DAC to avoid hard clipping. In [30], the input offset of the amplifier is mostly compensated by a foreground calibration. The current steering DAC, controlled by successive approximation register (SAR) logics, calibrates the offset from
